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A Comparison of x86 Computer Architecture
Simulators
Ayaz Akram and Lina Sawalha
Electrical and Computer Engineering Department
Western Michigan University, Kalamazoo, MI 49008
Abstract
The significance of computer architecture simulators in advancing computer archi-
tecture research is widely acknowledged. Computer architects have developed numerous
simulators in the past few decades and their number continues to rise. This paper explores
different simulation techniques and surveys many simulators. Comparing simulators with
each other and validating their correctness has been a challenging task. In this paper, we
compare and contrast x86 simulators in terms of flexibility, level of details, user friendli-
ness and simulation models. In addition, we measure the experimental error and compare
the speed of four contemporary x86 simulators: gem5, Sniper, Multi2sim and PTLsim.
We also discuss the strengths and limitations of the different simulators. We believe that
this paper provide insights into different simulation strategies and aims to help computer
architects understand the differences among the existing simulation tools.
1 Introduction
Due to huge costs associated with building real systems for testing and verification purposes,
computer architects rely on simulation and modeling techniques to evaluate different design
options. Major percentage (approximately 90%) of papers published in top conferences use
simulation as performance evaluation methodology [1]. Previous surveys on computer archi-
tecture simulations are old and do not include recent simulators [2]. Some of them focus
only on teaching or memory related simulators [3, 4]. This paper compares and contrasts x86
simulators based on different characteristics and features, and show several examples of con-
temporary simulators. x86 is one of the oldest and widely used instruction set architectures
(ISAs) in desktops and servers. With the recent diversion of x86 towards mobile computing, it
is gaining more attention and use.
There is not much literature dealing with the evaluation of x86 simulators by comparing
them to each other and to the state-of-the-art processors. The absence of performance vali-
dation of simulators may cause experimental errors that can result in incorrect conclusions, if
the errors are large. Nowatzki et al [5] discussed some reasons for why finding and correcting
errors in simulators is difficult including: implicit assumption of simulator features, absence
of detailed documentation, inefficient and mislabeled microoperations that causes unnecessary
register dependencies, etc. Academic researchers often use experimental error of a simulator’s
ability to model an existing hardware [6, 7]. In this paper, we configure four state-of-the-art
x86 computer architecture simulators to model Intel’s Haswell microarchitecture. Then we
quantify the experimental errors and evaluate the accuracy of such an approach. In addition,
we compare the performance results of the simulators among each other, and pinpoint some
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causes of inaccuracies. The paper also discusses the strengths and limitations of different x86
simulators. The purpose of this paper is not to criticize a particular simulator for showing high
experimental error, but to emphasize the importance of validating simulators and to help the
community understand some sources of inaccuracies.
Our main contributions in this paper are:
• An up-to-date survey of various types of simulators that support x86 ISA with a com-
parison of their features and characteristics.
• A detailed comparison of four modern x86 simulators: gem5 [8], Sniper [7], Multi2sim [9]
and PTLsim [10].
• A comparison of simulation speed of these four simulators, in addition to quantifying
the experimental errors of each simulator modeling real hardware.
The rest of this paper is organized as follows: section 2 discusses simulators’ categories
and examples of x86 simulators that belong to each category. Section 3 describes in detail four
contemporary x86 simulators. Section 4 discusses our experiments methodology to verify
the performance of the simulators and measure the experimental error, and section 5 shows the
obtained results and analysis of simulators verification. Finally, section 6 concludes the paper.
2 Classification and Survey of Simulators
Simulators can be divided into various types based on: the level of simulation details, the scope
of target, and the input to the simulator. Next, we discuss the classes of x86 simulators based
on the aforementioned factors.
2.1 Functional vs. Timing Simulators
Functional simulators simulate the functionality of the target only and do not model microar-
chitectural details. Examples of functional simulators that support x86 are ‘sim-safe’ and
‘sim-fast’ models of SimpleScalar [11] and Simics [12].
Timing simulators (also referred as performance simulators) provide detailed information
about the real timing/performance of a simulated computer system or parts of a computer
system. Timing simulators that keep track of all clock cycles on a simulated processor while a
particular benchmark is executing on it, are known as cycle-level simulators. Keeping track of
such detailed information makes them slow and resource intensive in comparison to functional
simulators and other subtypes of timing simulators [13]. For example, the fastest functional
simulator for SimpleScalar can simulate instructions 25 times faster than its detailed (cycle-
level) simulation model known as ‘sim-outorder’. Other examples of cycle-level simulators are
GEMS [14], Gem5 [8], PTLsim [10] and Flexus [15].
Event-driven simulators perform simulation corresponding to events, instead of simulating
the target on a cycle-by-cycle basis (thus save simulation time). It is also possible to combine
cycle-level to event-driven simulators by modeling some parts of the simulated structures on a
cycle-by-cycle basis and others on an event-driven basis. McSimA+ [16] is a timing simulator
that supports both in-order (IO) and out-of-order (OOO) x86 pipelines. SimFlex [17], which
is based on sampling microarchitecture simulation (SMARTS) [18] framework, and Flexus
(Simics) [15] are cycle-level timing simulators while some components are event-driven in-
ternally. Many alternatives to cycle-level and event-driven simulators have emerged recently,
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which provide a good tradeoff between simulation speed and accuracy. For example, inter-
val simulation [19] has been recently proposed, which focuses on simulation of multi-core
systems. The fundamental idea of interval simulation is that the miss events like branch mis-
predictions and cache misses divide the normal flow of instructions through the pipeline into
intervals. These miss events can be determined by respective simulator blocks (e.g. branch
predictor simulator, memory simulator) and an analytical model can be used to find the tim-
ing for each interval. Using both the miss event simulators and mechanistic analytical model,
performance information can be acquired. Sniper [7], an x86 multicore simulator, is based on
this technique.
2.2 Application-Level vs. Full-System Simulators:
Application-level/User-mode simulators are able to run only target applications instead of a
full fledge target operating system (OS). Thus, they have to simulate microprocessor and only
limited peripherals. In user level simulations, any system service requests by the simulated ap-
plication/benchmark bypass the user-level simulation and are serviced by the underlying host
OS. For compute intensive benchmarks for example SPEC CPU, little time is spent in the exe-
cution of system-level code [20], thus relying only on the simulation of user-level code might
not be a problem. However, for many other workloads (server workloads, transaction pro-
cessing and database benchmarks), this simulation will not be enough because a considerable
amount of time is spent in the execution of system-level code. Application-level simulators
are usually less complex but may show some inaccuracies due to lack of system level code
support. SimpleScalar, Sniper [7] and McSimA+ [16] are examples of application-level sim-
ulators. Zesto [21] (built on top of SimpleScalar) and ZSim [22] are application level timing
simulators that support x86 ISA.
Full system simulators can simulate an entire OS for the target. I/O devices needed to boot
an OS are also simulated. Gem5 [8], ML-RSim [23], MARSSx86 [24] and PTLSim [10] are
some examples of full system timing simulators.
2.3 Trace-Driven vs. Execution-Driven Simulators:
Trace-driven simulators use trace files as their inputs. These files contain recorded streams
of instructions from a program’s run on some real hardware. These simulators do not need to
emulate the ISA of the target, which makes them relatively simple. One problem with the trace-
driven simulators is that the generated trace files can be very large in size and reading such
large files from disk can be slow. This can be solved by using trace sampling and reduction
techniques [25].
In the case of execution-driven simulation, instructions of any particular benchmark are
executed on the simulated machine directly. Different performance related aspects are calcu-
lated at the same time as the program is executing. As opposed to trace-driven simulators,
these simulators can simulate misspeculated code paths. However, they are more complex
compared to trace-driven simulators and can take longer to run if statistical sampling is used
to simulate portions of the benchmarks because of fast forwarding time. SimpleScalar [11],
Augmint [26] and Gem5 [8] are examples of these simulators.
There are four main factors to consider when comparing different computer architecture
simulators: performance, flexibility, detail of simulation model and accuracy. Table 1 shows a
comparison of some detail and flexibility features of several x86 computer architecture simu-
lators. In the next sections, we compare four of these simulators with more details.
3
Table 1: Comparison of x86 Simulators
Simulator Supported hosts (ISA/OS) Category Supported
Processor Models
MultiCore
Support
Gem5 x86, ARM, SPARC, Alpha, PPC/Linux,MacOSx,Solaris,OpenBSD FS/MOD/TIM (cycle-accuate) IO, OOO yes (HMP)
Multi-2sim x86/Linux UM/MOD/TIM OOO, multithreaded yes (HMP)
Sniper x86/Linux parallel UM/TIM (interval simulation) IO, OOO, SMT cores yes (HMP)
PTLsim x86/Linux FS/TIM simulator (cycle-accurate) OOO yes
ZSim x86/Linux parallel UM/TIM IO, OOO yes (HMP)
Simple-Scalar x86/Linux, Win2000, SPARC/Solaris UM/ED/TIM OOO no
SIMFLEX x86 FS/MOD/TIM (decoupled functional and timing ) OOO yes
SIMICS Alpha, PPC, UltraSparc, x86/Linux, Windows FS/functional functional yes
Augmint x86/Unix and Windows NT ED/TD functional yes
Mc-SimA+ x86/Linux UM/TIM (decoupled functional and timing ) IO, OOO yes (HMP)
GEMS x86/Linux, AMD64-linux, and SparcV9 (Solaris 8) FS/TIM (decoupled functional and timing ) OOO yes
MARSSx86 x86-64/Linux FS/TIM IO, OOO yes
Graphite x86/Linux parallel UM/TIM (decoupled) IO yes
OVPsim x86/Windows and Linux functional IO yes
Flexus x86/Linux FS/TIM/ED (cycle-accurate) IO, OOO yes
Zesto x86 UM/TIM cycle-level OOO yes
McPAT x86/Linux power, area and TIM IO, OOO, NOCs yes (HMP)
Note: UM=user mode, FS=full-system, ED=execution-driven, EvD=event-driven, TD=trace-driven,
TIM=timing, MOD=modular, IO=in-order, OOO=out-of-order, HMP=hetrogeneous multiprocessor
3 Selected Simulators for Detailed Study
We selected four simulators for detailed study, gem5 [8], Multi2Sim [27], Sniper [7] and
PT Lsim [10], because they have diverse design strategies with respect to detail and abstrac-
tion. All of them are contemporary simulators with active development, except PTLsim that is
currently not in active development but still being heavily used. Next, is a brief discussion of
all these simulators along with validation efforts that were performed for them in the past.
3.1 Gem5
Gem5 [8] is a full system simulator that supports many ISAs with various CPU models (Ta-
ble 1). Gem5 borrows the detailed CPU modeling from M5 [28] and the detailed memory
system modeling from GEMS [14]. Gem5 primarily supports four CPU models: ‘Atomic-
Simple’, ‘TimingSimple’, ‘InOrder’ and ‘O3’. AtomicSimple and TimingSimple are non-
pipelined single-cycle microarchitectures. The ‘InOrder’ and ‘O3’ are pipelined IO and OOO
core models. Both are ‘execute-in-execute’ meaning that instructions are only executed in the
execute stage after all dependencies have been resolved. These can be configured to simulate
different number of pipeline stages, issue widths and number of hardware threads.
Gutierrez et al. [29] and Butko et al. [30] validated the accuracy of gem5 by modeling
real systems based on ARM. After making some modifications to the simulator, apart from
configuring it to match the experimental board (ARM Cortex A15), Gutierrez et al [29] were
able to achieve a mean percentage runtime error of 5% and a mean absolute percentage run-
time error of 13% for SPEC CPU2006 benchmarks [29]. Butko et al. [30] have analyzed the
accuracy of gem5 for simulation of a multicore embedded system (ARM Cortex A9). Various
benchmarks related to scientific workloads (SPLASH-2), media applications (ALPBench) and
memory bandwidth (STREAM) were used for validation. The results show that the accuracy
varies form 1.39% to 17.94%. We have not been able to find any validation effort for x86
based targets for gem5 simulator.
3.2 Sniper
Sniper [7] is a parallel simulator for simulating large scale multicore systems using interval
simulation [19], which provides a balance between detailed cycle-level simulation and one-
IPC simulation model (one-IPC model is defined as an IO single issue pipeline model). Sniper
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is based on Graphite [31] that supports various one-IPC models. Carlson et al [7] validated
Sniper against real hardware (4-socket 6-core Intel Xeon X7460 Dunnigton shared-memory
with simultaneous multithreading (SMT) support) using SPLASH-2 benchmark suite. They
concluded that Sniper’s interval simulation is within 25% accuracy on average compared to
real hardware. Carlson et al. introduced the instruction-window centric core model that im-
proved the accuracy of base interval simulation model [32]. Validation of this model against
Nehalem microarchitecture based system showed a single-core error of 11.1% using a subset
of SPLASH-2 benchmarks.
3.3 Multi2Sim
Multi2Sim is another recently developed simulator for CPU-GPU computing, which supports
various ISAs (Table 1). Multi2Sim [9] uses three different simulation models: functional,
detailed and event-driven. The detailed simulator and the event-driven module collectively
perform timing simulation. Multi2sim supports only OOO execution mode, and can support
SMT. Memory hierarchy and interconnect networks are highly configurable. Multi2Sim bor-
rows some of its very basic modules from Simplescalar [11]. It does not simulate an OS but
still can execute parallel workloads with dynamic threads creation. Ubal et al [27] validated
Multi2Sim for GPU simulation using commercial AMD Radeon 5870 GPU as a reference
model, and AMD OpenCL SDK [33] as benchamark inputs. They verified functional cor-
rectness of the GPU simulator. The average error percentage between the execution time and
simulated execution time vary from 5% to 30%. We have not found any validation efforts for
x86 CPUs on Multi2Sim.
3.4 PTLsim
The fourth simulator that we experimented with is PTLsim, a cycle-level full-system x86 sim-
ulator. It can model a superscalar OOO core with SMT and a simple non-pipelined sequential
core which is designed for functional simulation only. The default pipeline model is a modern
OOO, based on a combination of features from the Intel Pentium 4, AMD K8, Intel Core 2,
IBM Power4/Power5 and Alpha EV8 [10].
Yourst [10] configured PTLsim processor pipeline and memory hierarchy as close as possi-
ble to real 2.2 GHz AMD Athlon 64 (K8 micro-architecture) based machine, for experimental
evaluation. He used rsync, client server benchmark to include kernel-level effects in simula-
tion. By comparing PTLsim statistics and the real K8-based core’s performance counters, the
author measured a 5% error compared to the real hardware run.
Table 2 shows a comparison among different features and configuration parameters of the
aforementioned four simulators in addition to a recently developed simulator ZSim [22]. gem5
supports the highest number of OSes and architectures as shown in Table 1. Sniper runs on any
modern Linux-OS. Multi2Sim supports Linux, MacOS X (X86, ppc). PTLsim runs on Linux
based x86 or x86-64 machine.
Fast forwarding and cache warmup are supported by gem5 and Sniper. Multi2Sim and
ZSim support only fast-forwarding. PTLsim does not have a working fast forwarding or warmup.
Sniper cannot create checkpoints itself, but it can use checkpoints created by Pin [34] and Sim-
point tools. Only gem5 and Multi2Sim support the creation and later use of checkpoints during
simulation. All of these simulators support the creation of execution traces during simula-
tion. Gem5 produces very detailed simulated performance statistics (including pipeline stages
throughput, instruction mix and performance of various structures). Multi2Sim and PTLsim
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Table 2: Feature Comparison
Feature Gem5 Sniper PTLsim Multi2Sim ZSim
Platform support P++ P P P+ P
Target support T++ T T T+ T
Full system X X X X X
Fast forwarding & cache warmup X X X X X
Checkpointing X X X X X
Trace generation X X X X X
Details of generated performance stats. D++ D D+ D+ D+
Pipeline depth configuration X X X X X
Energy and power modeling E++ E E E- E
In-order pipeline support X X X X X
HMP support M,G,S S X M,G S
GPU-Modelling X X X X X
Multi-threaded app. support X X X X X
Community support C++ C++ C- C C+
Note: [feature’s 1st letter]++ is better than [Feature’s 1st letter]+ which is better than [feature’s 1st letter]
which is better than [Feature’s 1st letter]- , S=Single-ISA, M=Multi-ISA, G=GPU
also produce detailed statistics but the details are less than those produced by gem5. Sniper
does not produce very detailed performance statistics. In Gem5, PTLsim and ZSim, branch
misprediction penalty can be configured implicitly by varying the pipeline depth. Sniper and
Multi2Sim do not have explicit options to configure pipeline depth, but they have options to
set misprediction penalty and instruction latencies. To support power and energy modeling,
gem5 and Sniper provide support for dynamic voltage and frequency scaling (DVFS), mak-
ing it possible to run experiments to simulate energy efficiency. Multi2Sim, Gem5, Sniper
and ZSim can interact with McPAT [35] to evaluate power and energy consumption. PTLsim
does not provide any support for energy consumption modeling. In terms of the support for
heterogeneous multicore (HMP) simulation, Sniper and ZSim support only single-ISA (also
known as asymmetric) HMP simulation. Gem5 has currently integrated a GPUsim model to
run cpu-gpu heterogeneous simulations. Moreover, it can be modified to simulate single- and
multi-ISA HMP system, as it supports multiple ISAs. Multi2Sim integrates models for CPU
and different GPU architectures and has extensive support for GPU-CPU computing simula-
tion. Gem5 and Sniper have large development communities and support forums. Multi2Sim
and ZSim also maintain support groups to discuss problems related to the simulators. There is
currently no maintained support forum for PTLsim.
4 Simulators Verification Methodology
To experimentally evaluate the error in the selected simulators to model real hardware, we
have configured them to model an existing processor, Corei7. The target system is similar
to Haswell µ-architecture (Intel core i7 machine i7-4770 cpu, 3.40 GHz). We then compare
the performance of simulated benchmarks with their runs on the real hardware. This section
discusses the configurations used for the simulators, experimental workloads and the method
followed for measuring real hardware metrics.
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4.1 Target System (Core i7 Like)
As all the exact configurations for this processor are not published by Intel, we tried our best
to model Haswell microarchitecture based on some Intel documentation [36, 37] and other
resources [38, 39, 40, 41]. The basic features of this target system are in Table 3. The sim-
ulators are configured to model a 19-stage pipeline with 14-cycles misprediction penalty. All
simulators in this study do not model fused µ-ops, thus we use pipeline stages’ widths in
equivalent µ-ops. As we do not have the exact specifications of branch predictors in Haswell
µ-architecture, and not all simulators implement the same branch predictors, we have tried to
configure similar tournament branch predictors in all simulators. We use a 4K-entries branch
target buffer (BTB) and 16-entries return address stack (RAS) with a tournament predictor
where at least one of them is a 2-level predictor. Details of these predictors are available in
next sub-sections.
Table 3: Target Configurations.
Parameter Core i7 Like
Pipeline Out of Order
Pipeline stages 19
Fetch width 6 instructions per cycle
Decode width 4-7 fused µ-ops per cycle
Decode queue 56 µ-ops
Rename width and Issue width 4 fused µ-ops per cycle
Dispatch width 8 µ-ops per cycle
Commit width 4 fused µ-ops per cycle
Reservation station 60 entries
Reorder buffer 192 entries
Number of stages 19
L1 data cache 32KB, 8 way
L1 instruction cache 32KB, 8 way
L2 cache size & Associativity 256KB, 8 way
L3 cache size & Associativity 8 MB, 16 way
Cache line size 64 Bytes
L1 cache latency 4 cycles
L2 cache latency 12 cycles
L3 cache latency 36 cycles
Instruction latencies Based on [36, 38]
Branch target buffer 4096, 4 way
Return Address Stack 16 entries
Branch misprediction penalty 14 cycles
Physical Int/FP registers 168 each
Instruction TLB 128 entries
Data TLB 64 entries, 4 way
L2 TLB 1024 entries, 8 way
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4.2 Configurations of Simulators for Core i7 Target
Our main objective while configuring simulators was to be as close as possible to the real target
system. Another, important aim was to configure these simulators as close as possible to each
other, so that we could perform a fair and impartial comparison. Although these simulators
have diverse support for configuration parameters, we tried our best to keep the simulation
configurations the same. We also performed initial level accuracy experiments with ZSim.
This section includes ZSim configurations as well, but we do not include results from ZSim
experiments in this report. Table 4 shows differences in configurations across all simulators
due to different level of support for different features by these simulators. Table 5 shows
detailed configurations for all simualtors. First column describes the configuration parameter,
while rest of the columns describe the corresponding simulator’s parameter name and set value
for this parameter. Definition of that parameter for a particular simulator is also mentioned in
brackets where required.
Table 4: Differences in Simulator Configurations
Parameter Gem5 Sniper PTLsim Multi2Sim ZSim
Branch Predictor Tournament Pentium M (Bim- Hybrid (Bimodal: Combined (Bimodal 2-level BP
(Local:4K, Gobal: odal:4K, 4K, Gshare: 4K, :4K,2 Level: (L1 size:4K,
4K,Choice: 4K) global:4K) Choice: 4K) 4K,Choice:4K) L2 size: 4K)
BTB associativity 1 way (direct) 4 way 4 way 4 way ideal btb
TLB associativity 1 way (direct) 4, 8 way 1 way - no tlb
Instruction queue unified (60 entries) unified (60 entries) distributed (4 queues, unified (60 entries) unified
16 entries each) (60 entries)
Memory address store sets NC NC NC NC
disambiguation
Delay between configured to achieve NC NC NC configured
pipeline stages overall 19 stage pipeline
TLB levels single double single - no tlb
Note: NC = Not Configurable
Gem5’s pipeline configuration is very flexible, in fact it is the most flexible out of the four
simulators that we have studied. A 19-stage pipeline is set by configuring different delay values
between the existing pipeline stages of gem5’s OOO pipeline, such that branch misprediction
penalty stays 14 cycles. Since µ-ops are known at the fetch stage in gem5, all pipeline width
parameters are set in µ-ops. Moreover, to incorporate the effect of fused µ-ops (not supported
in gem5), we have translated the width of 4 fused µ-ops to 6 normal µ-ops. The branch pre-
dictor simulated is a tournament predictor similar to the one present in Alpha 21264 machine
[42]. This scheme maintains local and global history to predict the direction of a given branch,
where a choice predictor selects one out of the two predictions. The size of local, global and
choice predictors and direct-mapped BTB are 4K entries each. Each entry contains a 2-bit
counter.
In case of Sniper, to configure any target system, a primary configuration script base.cfg
is already provided. Various scripts used to configure different core models and structures are
available that can override the default configuration parameters. Moreover, configurations for
some modern Intel processors are also provided. We have overwritten the basic configurations
with those for Haswell.
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Available pipeline configurations are also changed according to values in Table 3. The
branch predictor modeled in Sniper is based on Intel Pentium M’s branch predictor [43]. We
have changed the table sizes of this branch predictor so that global predictor, bimodal predictor
and BTB each are 4K entries in size. Pentium M branch predictor also contains a loop predictor
(128 entries) and a direct-mapped iBTB (indirect branch target buffer) with 256 entries for
indirect branches.
PTLsim is also quite flexible in terms of feature configurability. To set the pipeline and
other basic configuration parameters some header files have to be changed. PTLsim directly
fetches pre-decoded µ-ops from a basic block cache. Branch prediction is highly configurable
in PTLsim. It includes a hybrid G-share and bimodal predictors and set-associative BTB, each
set to 4k entries. PTLsim supports both distributed and shared issue queues. It is not possible
to model a shared instruction queue as well as clusters in PTLsim. Thus, distributed instruction
queues (with extra entries for compensation) are configured as done by Hayes et al [44].
Multi2Sim’s configuration is set using two basic configuration scripts: one is used to set
memory hierarchy configurations and the other is used to set pipeline configuration parameters.
Both are configured according to target configurations. The configured branch predictor is a
tournament predictor consisting of a bimodal predictor and two-level adaptive predictor in
addition to a set associative BTB with similar sizes as other simulators.
ZSim needs changes in some headers files alongwith a configuration file to fully model a
target architecture. We have changed the header files to add new functional units and config-
ure different pipeline stages to model Haswell pipeline. ZSim does not support a tournament/
hybrid branch predictor. Therefore, a two level branch predictor (with table sizes as for other
simulators’ configured predictors) is modeled. Moreover, ZSim assumes an ideal branch target
buffer.
As details of cache prefetchers on Haswell are not available, we did not configure any prefetcher
on any simulator to eliminate one source of inaccuracy. We also deactivated cache prefetchers
on real hardware before collecting reference performance statistics.
4.3 Experimental Workloads
We ran our experiments using SPEC CPU 2006 [45] and subset of the MiBench embedded
benchmarks [46] benchmark suites.We simulated complete MiBench benchmarks, however;
running complete SPEC benchmarks in simulated environment will take impractically long
time. Thus, each application was executed for 500 million x86 instructions chosen from a
statistically relevant portion of the program [47]. Simulation is fast-forwarded for all bench-
marks and are warmed up for 100 million instructions before start of detailed simulation. We
changed Multi2Sim and PTLsim’s code to support the warmup functionality.
4.4 Performance Measurement on Real Hardware
We used PAPI [48] to measure IPC (instructions per cycle) values for entire execution of
embedded benchmarks. In case of SPEC benchmarks we measured the IPC values for the same
500 million instructions interval that we simulated. Benchmarks were run five non-consecutive
times and results are averaged to compare with simulation results and measure experimental
error. We also used PAPI to measure number of cache misses and branch mispredictions on
the real hardware. The compiler that we used is gcc 4.4.7. We started with 32-bit binaries for
all simulators as multi2sim supports only 32 bit binaries, but many of them failed to work on
gem5. So, we have used 64-bit binaries for gem5 only. The host OS used for compilation and
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the execution of benchmarks is Scientific Linux 2.6.32. For gem5, experiments are performed
on a Ubuntu 14.04 host OS. Reference hardware performance metrics are measured on both
systems as well. We have used gem5’s stable version of September 2015, Multi2Sim version
5.0, Sniper version 6.0 and PTLsim version available at [49] for all experiments.
5 Results and Analysis
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Figure 1: Normalized IPC values for all benchmarks
In this section, we compare the IPC, cache hit rate and branch misprediction results of the
four simulators to that of real hardware runs on a Haswell processor. We also quantify the
errors and evaluate the accuracy of this approach. All figures in this section show two types
of average errors for all evaluated metrics: one including all benchmarks, avgE, and the other
without outliers, avgE −NO; where an outlier corresponds to more than 50% inaccuracy in
a metric. Figure 1 shows the normalized IPC values for all benchmarks to the real hardware
results. From the figure we can see that Sniper shows the least error and only include one
outlier. For embedded benchmarks, the mean absolute percentage error (MAPE) compared
to real hardware runs are: 9.5%, 44.77%, 38.3% and 47.04% for Sniper, Gem5, PTLsim and
Multi2Sim respectively. The MAPE values excluding outliers for Gem5 and Multi2Sim are
37.6% and 41.9% respectively.
The MAPE for integer benchmarks for Sniper, Gem5, PTLsim and Multi2Sim are 12.5%,
41.1% (24.0% excluding outliers), 36.5% and 57.4% (40.4% excluding outliers) respectively. For
floating point benchmarks, the MAPE excluding outlier are 8.2%, 28.8% and 41.4% for Sniper,
Gem5 and Multi2Sim respectively. PTLsim shows much greater inaccuracy in floating point
benchmarks, with most of the benchmarks showing more than 50% error (PTLsim shows very
high µ-ops to instructions ratio for most of them).
We have been able to observe various reasons which can contribute to overall inaccuracy
shown by the simulators. For example, one of the primary reasons for the high underestimation
of IPC for some benchmarks in PTLsim is the way x86 instructions are decoded into µ-ops.
We observed that for all benchmarks including outliers, which have high inaccuracies in IPC
values for PTLsim, the ratio of committed µ-ops to committed x86 instructions is very high
compared to other simulators. For example, the ratio is 9 for gemsFDT D using PTLSim (on
Gem5 and Multi2Sim, it is 1.36 and 2.27), 6.07 for gamess (on Gem5 and Multi2Sim it is 1.5
and 2.16), 5.43 for povray and 4.2 for soplex. As all pipeline widths are configured in number
of µ-ops, thus if this ratio is very high, the overall IPC can diminish significantly.
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Figures 2 and 3 show normalized L1 data cache misses and L3 cache misses per instruction
for SPEC benchmarks. Figure 4 shows normalized values of branch mispredictions to hard-
ware performance counters results. There are many cases where the average error goes above
100%. These figures help to understand very high underestimation of IPC values by simulators
for some benchmarks. For example, most of the outliers in Gem5 (h264re f , gcc 200, gobmk,
perlbench, libquantum, namd, povray) have much higher branch mispredictions and cache
misses in comparison to real hardware. The reason for these inaccuracies in simulated branch
predictors is that the modeled branch predictor fails to mimic the behavior of branch predictor
of the real core for these benchmarks. The benchmarks that have high overestimated branch
mispredictions have significant number of committed branch instructions (20% or more) com-
pared to other benchmarks (4-5% committed branch instructions). This exposes the ineffi-
ciency of modeled branch predictor when compared to Haswell branch predictor. Some of the
IPC inaccuracies can be due to the way some of the x86 instructions are decoded and imple-
mented in Gem5. For example, integer division is implemented using loops of division µ-ops,
where each µ-op computes a single bit of the quotient (each µ-op will have minimum one
cycle latency). This implementation is different than the division algorithm on the real hard-
ware. In addition, some inaccuracies in Gem5 were seen due to the mislabeled and inefficient
microoperations [5].
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Figure 2: Normalized L1 DCache Misses
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Similarly for Multi2Sim most of the outliers (gcc 200, h264re f , hmmer, perlbench, gems−
FDT D, namd) have high overestimated branch mispredictions, that obviously highly affects
overall IPC values. As observed for Gem5 as well, most of these benchmarks have high num-
ber of overall committed branch instructions (20% or more). It should be noted that the high
overestimated branch mispredictions might not explain underestimated IPC values always. For
example, branch mispredictions for gromacs on Sniper are highly overestimated, however; the
total number of branch mispredictions is too low to affect overall IPC value (in fact Sniper
highly overestimates the IPC value for gromacs, being the only outlier for Sniper). How-
ever, all examples mentioned for Gem5 and Multi2Sim previously have significant number of
overall branch mispredictions that affects the overall IPC values. It is worth noting that most
of the benchmarks that show highly overestimated L3 cache misses (h264re f , xalancbmk,
perlbench, leslie3d, namd) by the simulators have low number of overall L3 cache misses on
the real hardware. As a result this high inaccuracy might not affect the overall IPC accuracy
significantly. Another reason for high L3 cache misses inaccuracy can be accumulation of
inaccuracies from lower level of caches into L3 cache. We also noted that the inaccuracy in
L2-$ misses to L3-$ misses ratio is lower than the inaccuracy of L3-$ misses alone.
Some of the inaccuracies can be a result of lack of support of fused µ-ops, and µ-op cache
of Haswell (which can significantly reduce the effective pipeline depth in case of µ-op cache
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hits) by the simulators. The abstract level of some simulators and the lack of other micro-
architectural details can also induce errors in simulation models.
To observe the effect of changes in simulator configurations on simulated performance, or
relative performance, we ran the simulations for embedded benchmarks after halving pipeline
stages’ width from Table 3. Figure 5 shows the IPC values of those runs normalized to IPC
values with normal pipeline width. It is not easy to say what should be the exact effect of such
a change for each benchmark, however; the figure shows that Sniper seems to have the largest
difference in relative performance and thus the most sensitive to the width of stages.
Figure 5 and 6 show the percent change in IPC values for pipeline width and cache size
change respectively, from the normal configurations in table III. For many benchmarks, the
simulators show similar relative change in performance. PTLsim is the least sensitive on
average among all other simulators. Multi2Sim seems to be more sensitive to change in cache
sizes than other simulators as its memory mode is pretty detailed. Sniper and gem5 show
similar sensitivity to cache size change. They also show, on average, very close IPC change in
pipeline width, being more sensitive than PTLSim and Multi2Sim.
In addition to comparing the simulated results of the simulators, we compare the time it
takes for each simulator to simulate 500 million instructions including the fast forwarding
time. Figure 7 depicts the average simulation time for each simulator for the different types of
benchmarks. As shown from the figure, Sniper is the fastest simulator, followed by PTLsim.
gem5 and Multi2Sim show close simulation time on average. It should be noted that the
average simulation time is based on only a subset of overall simulation experiments, which
were run in an isolated environment on host systems.
Our main observations based on our experiments are following:
• The main sources of inaccuracies in simulated statistics are highly overestimated branch
mispredictions, imprecise decoding of instructions into microoperations, high cache
misses and lack of modeling of all optimization structures of real hardware.
• Although it is widely accepted that simulators cannot provide speed and accuracy si-
multaneously, for the given target, Sniper shows the most accurate and fastest results out
of those studied simulators. Sniper is fast because its simulation model combines both
interval and cycle-level simulation. Moreover, Sniper shows the least experimental error
as it is the only one of the four simulators that has been modified and validated for x86
architectures, including Nehalem µ-architecture [32]. On the other hand, we did not find
any validation efforts for x86 processors for other simulators.
• An uncalibrated/unvalidated simulator for a particular architecture can show significant
simulated performance differences when compared to real hardware. This is also demon-
strated in an attempt to calibrate MARSSx86 for a particular target machine [?].
• A more accurate simulator may still not be able to fit your needs. For instance, Sniper
though shows greater accuracy, is not very flexible to allow one to model new micro-
architectural features compared to Gem5. On the other hand, Gem5 and PTLsim are
more flexible and can help in studying performance of particular micro-architectural
blocks.
• For given workloads Sniper appears to be the most accurate, for other type of workloads
specially full system workloads it might not show similar accuracy as it does not have
extensive device modeling support. On the other hand Gem5 might be better suited for
such workloads as it supports full system simulation and supports vast device models.
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• Better accuracy and high speed makes Sniper a convincing choice for many-core x86
architectures (specially modern Intel processors like). Gem5’s detailed processor mod-
eling, multi-ISA support, full system simulation support and active development com-
munity makes it a good choice to perform detailed experiments on a particular processor
sub-system, to study OS interaction with hardware or to study interaction of an x86 core
with a different ISA core. Multi2Sim can be good option for CPU-GPU architecture
simulation. PTLsim can serve as base x86 simulator to develop more diverse simulators
as done in the case of MARSSx86 [24] simulator.
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-40
-35
-30
-25
-20
-15
-10
-5
0
ba
sic
_m
at
h
bit
cn
ts
dij
sk
tra jpe
g
qs
or
t
str
ing
_s
ea
rch
ty
pe
se
t
av
g
bz
ip_
ch
ick
en
gc
c_
20
0
go
bm
k
h2
64
re
f
hm
m
er
lib
qu
an
tu
m
m
cf_
in
om
ne
tp
p
pe
rlb
en
ch
sje
ng
_r
ef
xa
lan
cb
m
k
av
g
ga
m
es
s
ge
m
sF
DT
D
gr
om
ac
s
lbm les
lie
na
m
d
po
vra
y
so
ple
x
av
g
Pe
rce
nt
 IP
C C
ha
ng
e
gem5 Multi2Sim PTLSim Sniper
MiBench INT-SPEC CPU2006 FP-SPEC CPU2006
Figure 5: IPC change for half pipeline width
6 Conclusion
In this paper, we presented a comprehensive study of x86 architectural simulators. We have
surveyed and compared many x86 computer architecture simulators and grouped them in re-
spective categories. We performed verification tests of four modern computer architecture
simulators and measured their experimental error compared to real hardware runs. The exper-
imental error rate shown by the simulators does not necessarily mean that main cause are bugs
in the simulator. Some reasons of inaccuracies include: not modeling all microarchitecture
optimization details as real hardware, which makes it harder to validate; varying degree of
flexibility and configurability; inaccurate decoding of instructions into microoperations; and
different labeling of microoperations of simulators. The results show that Sniper has the least
absolute error. In terms of single-core simulations speed, Sniper comes out at the top with
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Figure 6: IPC change for reduced cache size
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Figure 7: Average simulation time
shortest simulation time. However, choosing a simulator can differ depending on the main
focus of the research. For example, Sniper is targeted for multicore simulations and is the
most accurate among the studied simulators, however; it does not produce detailed perfor-
mance statistics for simulated system and not very flexible compared to the others. It can be
a best choice for some symmetric and asymmetric x86 multicore research project but not for
multi-ISA heterogeneous multicore because it only supports x86. On the other hand, gem5
produces very detailed results and can be helpful in studying only particular blocks of proces-
sor and supports multiple ISAs. In future work, we will consider digging deeper to figure more
sources of inaccuracies by performing further experimentation using certain µ-benchmarks to
find more sources of inaccuracies. We will also study some other new x86 simulators.
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